添加PCB数据、测试/训练数据、参数文件等

This commit is contained in:
2025-11-24 13:56:42 +08:00
parent 34c411caeb
commit 8f29a39070
45 changed files with 9376 additions and 0 deletions

Binary file not shown.

BIN
model/lr_model.pkl Normal file

Binary file not shown.

BIN
model/model_state.pth Normal file

Binary file not shown.

BIN
model/net_model.pth Normal file

Binary file not shown.

BIN
model/optimizer_state.pth Normal file

Binary file not shown.

BIN
model/params_lr_model.pkl Normal file

Binary file not shown.

BIN
model/reconfig_model.pkl Normal file

Binary file not shown.

BIN
model/svr1_model.pkl Normal file

Binary file not shown.

BIN
model/svr2_model.pkl Normal file

Binary file not shown.

BIN
model/svr3_model.pkl Normal file

Binary file not shown.

BIN
model/svr4_model.pkl Normal file

Binary file not shown.

BIN
model/svr5_model.pkl Normal file

Binary file not shown.

BIN
model/svr6_model.pkl Normal file

Binary file not shown.